OPTIMIZATION OF CMOS PARAMETERS BASED ON REVERSIBLE LOGIC GATES

S.MICHAEL SANTHIYAGU RANI M.E VLSI DESIGN JP COLLEGE OF ENGINEERING

Abstract— Reversible logic is one of the most vital issue at present time and it has different areas for its application, those are low power CMOS, quantum computing, nanotechnology, cryptography, optical computing, DNA computing, digital signal processing (DSP), quantum dot cellular automata, communication, computer graphics. It is not possible to realize quantum computing without implementation of reversible logic. The main purposes of designing reversible logic are to decrease quantum cost, depth of the circuits and the number of garbage outputs. This paper provides the basic reversible logic gates, which in designing of more complex system having reversible circuits as a primitive component and which can execute more complicated operations using quantum computers. The reversible circuits form the basic building block of quantum computers as all quantum operations are reversible. This paper presents the data relating to the primitive reversible gates which are available in literature and helps researches in designing higher complex computing circuits using reversible gates.

Keywords— Reversible logic, Reversible gate, Power dissipation, Garbage, Quantum cost,Reversible Computing.

I. INTRODUCTION

Energy dissipation is one of the major issues in present day technology. Energy dissipation due to information loss in high technology circuits and systems constructed using irreversible hardware was demonstrated by R. Landauer in the year 1960. According to Landauer's principle, the loss of one bit of information lost, will dissipate kT*ln (2) joules of energy where, k is the Boltzmann's constant and k=1.38x10 -23 J/K, T is the absolute temperature in Kelvin[1]. The primitive

MRS.T.CHINNAMMAL AP/ECE DEPARTMENT JP COLLEGE OF ENGINEERING

combinational logic circuits dissipate heat energy for every bit of information that is lost during the operation. This is because according to second law of thermodynamics, information once lost cannot be recovered by any methods. In 1973, Bennett, showed that in order to avoid kTln2 joules of energy dissipation in a circuit it must be built from reversible circuits [2].

According to Moore's law the numbers of transistors will double every 18 months. Thus energy conservative devices are the need of the day. The amount of energy dissipated in a system bears a direct relationship to the number of bits erased during computation. Reversible circuits are those circuits that do not lose information.

The most prominent application of reversible logic lies in quantum computers [3]. A quantum computer will be viewed as a quantum network (or a family of quantum networks) composed of quantum logic gates; It has applications in various research areas such as Low Power CMOS design, quantum computing, nanotechnology and DNA computing.

Quantum networks composed of quantum logic gates; each gate performing an elementary unitary operation on one, two or more two-state quantum systems called qubits. Each qubit represents an elementary unit of information; corresponding to the classical bit values 0 and 1. Any unitary operation is reversible and hence quantum networks effecting elementary arithmetic operations such as addition, multiplication and exponentiation cannot be directly deduced from their classical Boolean counterparts (classical logic gates such as AND or OR are clearly irreversible). Thus, quantum arithmetic must be built from reversible logical components [3]. Reversible computation in a system can be performed only when the system comprises of reversible gates. A circuit/gate is said to be reversible if the input vector can be uniquely recovered from the output vector and there is a oneto-one correspondence between its input and output assignments [4-6].




FIG.1 REVERSIBLE LOGIC

An N*N reversible gate can be represented as Iv=(I1,I2,I3,I4,....IN)
Ov=(O1,O2,O3,....ON).

Where Iv and Ov represent the input and output vectors respectively. In quantum computing, by considering the need of reversible gates, a literature survey has been done and the mostly available reversible logic gates are presented in this paper.

II. BASIC DEFINITIONS PERTAINING TO REVERSIBLE LOGIC

A.Reversible Function

The multiple output Boolean function F(x1; x2; ...;xn) of n Boolean variables is called reversible if:

- a. The number of outputs is equal to the number of inputs;
- b. Any output pattern has a unique pre-image.

B. Reversible logic gate:

Reversible Gates are circuits in which number of outputs is equal to the number of inputs and there is a one to one correspondence between the vector of inputs and outputs[8-10]. It not only helps us to determine the outputs from the inputs but also helps us to uniquely recover the inputs from the outputs.

C. Ancilla inputs/constant inputs:

This refers to the number of inputs that are to be maintain constant at either 0 or 1 in order to synthesize the given logical function[11].

D. Garbage outputs:

Additional inputs or outputs can be added so as to make the number of inputs and outputs equal whenever necessary. This also refers to the number of outputs which are not used in the synthesis of a given function. In certain cases these become mandatory to achieve reversibility. Garbage is the number of outputs added to make an n-input k-output function ((n; k) function) reversible. We use the words constant inputs to denote the present value inputs that were added to an (n; k) function to make it reversible. The following simple formula shows the relation between the number of garbage outputs and constant inputs.

Input + constant input = output + garbage. [7]

E. Quantum cost:

Quantum cost refers to the cost of the circuit in terms of the cost of a primitive gate. It is calculated knowing the number of primitive reversible logic gates (1*1 or 2*2) required to realize the circuit. The quantum cost of a circuit is the minimum number of 2*2 unitary gates to represent the circuit keeping the output unchanged. The quantum cost of a 1*1 gate is 0 and that of any 2*2 gate is the same, which is 1 [12].

F. Flexibility:

Flexibility refers to the universality of a reversible logic gate in realizing more functions [13].

G. Gate Level:

This refers to the number of levels in the circuit which are required to realize the given logic functions.

H. Hardware Complexity:

This refers to the total number of logic operation in a circuit. Means the total number of AND, OR and EXOR operation in a circuit [14] and [15].

I. Design Constraints for Reversible Logic Circuits:

The following are the important design constraints for reversible logic circuits.

- > Reversible logic gates do not allow fan-outs.
- Reversible logic circuits should have minimum quantum cost.
- The design can be optimized so as to produce minimum number of garbage outputs.

- The reversible logic circuits must use minimum number of constant inputs.
- The reversible logic circuits must use a minimum logic depth or gate levels

III. REVERSIBLE LOGIC GATES

There are many number of reversible logic gates that exist at present. The quantum cost of each reversible logic gate is an important optimization parameter [16]. The quantum cost of a 1x1 reversible gate is assumed to be zero while the quantum cost of a 2x2 reversible logic gate is taken as unity. The quantum cost of other reversible gates is calculated by counting the number of V, V+ and CNOT gates




Figure 2: Feynman Gate

Α	В	Р	Q
0	0	0	0
0	1	0	1
1	0	1	1
1	1	1	0

Table 1: Truth table of Feynman gates

2) Fredkin Gate

Fig 4 shows a 3*3 Fredkin gate. The input vector is I (A, B, C) and the output vector is O (P, Q, R). The output is defined by P=A, Q=A B AC and R=A C AB. Quantum cost of a Fredkin gate is 5.

present in their circuit. V is the square root of NOT gate and V+ is its Hermitian. The V and V+ quantum gates have the following properties:

$$V * V = NOT(1)$$

$$V * V + = V + * V = 1 \dots (2)$$

$$V + *V + = NOT$$
(3)

Some of the important reversible logic gates are,

1) CNOT GATE

CNOT gate is also known as controlled-not gate. It is a 2*2 reversible gate. The CNOT gate can be described as:

Iv = (A, B); Ov = (P= A, Q= A B) Iv and Ov are input and output vectors respectively. Quantum cost of CNOT gate is 1[17]. Figure 2 shows a 2*2 CNOT gate and its symbol.




Fig 3: Fredkin gate

A	В	С	Р	Q	R
0	0	0	0	0	0
О	О	1	0	О	1
0	1	0	0	1	0
0	1	1	О	1	1
1	О	0	1	О	0
1	О	1	1	1	О
1	1	0	1	0	1
1	1	1	1	1	1

3) Toffoli Gate:

Fig 3 shows a 3*3 Toffoli gate. The input vector is I (A, B, C) and the output vector is O(P,Q,R). The outputs are defined by P=A, Q=B, R=AB C. Quantum cost of a Toffoli gate is 5




Fig4.Toffoli Gate

A	В	С	Р	Q	R
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	1	0	0
1	0	1	1	0	1
1	1	0	1	1	1
1	1	1	1	1	0

Table 3: Truth table of Toffoli gate

IV.Reversible Positive Edge Triggered T Flip-Flop (using Fredkin gate and Feynman Gate)

We proposed the Master-Slave T Flip-Flop using reversible gates such as Fredkin and Feynman. We added a Feynman gate to get the desired functionality of T XOR Q.





Fig. 5 Reversible positive edge triggered T flip-flop (Fredkin and Feynman gate) In this section we propose the construction of Master-Slave T Flip-Flop using reversible gates. The truth table is shown in the Table 4. The design is shown in the Figure 5. We added a Feynman gate to get the desired functionality of T XOR Q There is no explicit mention of the reversible edge triggered T Flip-Flop. If we do the naive construction by replacing every irreversible gate by appropriate reversible gate, then the number of gates in the design and the garbage outputs will be18.



V.CONCLUSION

The paper proposed the design of a new reversible logic gate which is shown to be advantageous for synthesizing multivalued reversible logic [5]. The paper proposes the designs of the reversible Flip-Flops and Latch using the proposed gate, Fredkin gate and the Feynman gate. The designs are compared with the existing design and are shown to be have an improvement by a factor of 2 to 6. The proposed designs utilized the fact that the reversible circuits constructed from the logic are better in terms of logic complexity and garbage minimization than the one obtained by converting the irreversible designs by replacing gates appropriately. The proposed designs are highly optimized.

REFERENCES

- [1] R. Landauer, Irreversibility and Heat Generation in the Computational Process, IBM Journal of Research and Development, 5, pp. 183-191, 1961.
- [2] C.H. Bennett, Logical Reversibility of Computation, IBM J.Research and Development, pp. 525-532, November 1973.
- [3] Vlatko Vedral, Adriano Bareno and Artur Ekert, QUANTUM Networks for Elementary Arithmetic Operations, arXiv:quantph/9511018 v1, nov 1995.
- [4] Perkowski, M., A. Al-Rabadi, P. Kerntopf, A. Buller, M. Chrzanowska-Jeske, A. Mishchenko, M. Azad Khan, A. Coppola, S.Yanushkevich, V. Shmerko and L. Jozwiak, A general decomposition for reversible logic, Proc. RM'2001, Starkville, pp: 119-138, 2001.
- [5] Perkowski, M. and P. Kerntopf, Reversible Logic. Invited tutorial, Proc. EURO-MICRO, Sept 2001, Warsaw, Poland.
- [6] Hafiz Md. Hasan and A.R. Chowdhury, Design of Reversible Binary Coded decimal Adder by using Reversible 4 bit Parallel Adder, VLSI Design 2005, pp. 255 260, Kolkata, India, Jan 2005.
- [7] B.Raghu kanth, B.Murali Krishna, M. Sridhar, V.G. Santhi Swaroop A DISTINGUISH BETWEEN REVERSIBLE AND CONVENTIONAL LOGIC GATES, International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com Vol. 2, Issue 2,Mar-Apr 2012, pp.148-151
- [8] Babu HMH, Islam MR, Chowdhury AR, Chowdhury SMA. Synthesis of full-adder circuit using reversible logic, 17th International Conference on VLSI Design 2004, 757-60.
- [9] Ashis Kumer Biswas, Md. Mahmudul Hasan, Moshaddek Hasan, Ahsan Raja Chowdhury and Hafiz Md. Hasan Babu. A Novel Approach to Design BCD Adder and Carry Skip BCD Adder . 21st International Conference on VLSI Design, 1063-9667/08 \$25.00 © 2008 IEEE DOI 10.1109/VLSI.2008.37.
- [10] Abu Sadat Md. Sayem, Masashi Ueda. Optimization of reversible sequential circuits . Journal of Computing, Volume 2, Issue 6, June 2010, ISSN 2151-9617.
- [11] H.Thapliyal and N. Ranganathan, Design of reversible sequential circuits optimizing quantum cost, delay and garbage outputs, ACMJournal of Emerging Technologies in

- Computing Systems, vol. 6, no.4, Article 14, pp. 14:1–14:35, Dec. 2010.
- [12] J.Smoline and David P.DiVincenzo, Five two-qubit gates are sufficient to implement the quantum fredkin gate, Physics Review A, vol. 53, no.4, pp. 2855-2856,1996.
- [13] H.R.Bhagyalakshmi, M.K.Venkatesha, Optimized Reversible BCD adder using new Reversible Logic Gates, Journal of Computing, Vol 2, Issue 2, February 2010.
- [14] M. Haghparast, K. Navi, A Novel Reversible BCD Adder For Nanotechnology Based Systems, American Journal of Applied Sciences 5 (3): 282-288, 2008, ISSN 1546-9239.
- [15] Abu Sadat Md. Sayem, Masashi Ueda. Optimization of reversible sequential circuits . Journal of Computing, Volume 2, Issue 6, June 2010, ISSN 2151-9617.
- [16] M. Mohammadi and M. Eshghi. On figures of merit in reversible and quantum logic designs. Quantum Information Processing, 8(4):297–318, Aug. 2009.
- [17] Himanshu Thapliyal, Nagarajan Ranganathan, A New Reversible Design of BCD Adder 978-3-9810801-7-9/DATE11/@2011 EDAA
- [18] R. Feynman, Quantum Mechanical Computers, Optic News, Vol 11, pp 11-20 1985.
- [19] Md. Belayet Ali , Md. Mosharof Hossin and Md. Eneyat Ullah, Design of Reversible Sequential Circuit UsingReversible Logic Synthesis International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.4, December 2011
- [20] T.Toffoli, Reversible Computing Tech memoMIT/LCS/TM-151, MIT Lab for Computer Science 1980.
- [21] Fredkin E. Fredkin and T. Toffoli, Conservative Logic, Int'l J. Theoretical Physics Vol 21, pp.219-253, 1982
- [22] Peres, Reversible Logic and Quantum Computers, Physical review A, 32:3266-3276, 1985.
- [23] Rakshith Saligram, Rakshith T.R, Novel Code Converter Employing Reversible logic ,Volume 52– No.18, August 2012.